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Abstract—This paper presents the design and implementation
of a Class EF2 inverter and Class EF2 rectifier for two -W wireless
power transfer (WPT) systems, one operating at 6.78 MHz and the
other at 27.12 MHz. It will be shown that the Class EF2 circuits can
be designed to have beneficial features for WPT applications such
as reduced second-harmonic component and lower total harmonic
distortion, higher power-output capability, reduction in magnetic
core requirements and operation at higher frequencies in recti-
fication compared to other circuit topologies. A model will first
be presented to analyze the circuits and to derive values of its
components to achieve optimum switching operation. Additional
analysis regarding harmonic content, magnetic core requirements
and open-circuit protection will also be performed. The design and
implementation process of the two Class-EF2 -based WPT systems
will be discussed and compared to an equivalent Class-E-based
WPT system. Experimental results will be provided to confirm va-
lidity of the analysis. A dc–dc efficiency of 75% was achieved with
Class-EF2 -based systems.
Index Terms—Class-EF inverters, class-EF rectifiers, wireless
power transfer (WPT).
I. INTRODUCTION
THE research in the wireless power transfer (WPT) fieldcovers a wide range of topics and areas such as circuit
topologies, device technologies and component packaging, coils
and magnetic designs, control and system optimization meth-
ods, tuning and impedance matching techniques, development
of accurate simulation models, and compliance with EMI reg-
ulations. One of the key interests in WPT technology is to in-
crease the frequency of operation from the kilohertz range to the
megahertz range to improve the tolerance to misalignment by
allowing ferrite cores to be removed. A higher frequency also
increases the reflected resistance seen by the primary coil driver,
therefore, power can be transferred at reduced current stresses.
Similar to switched-mode power supplies, the additional bene-
fits of operating at multimegahertz switching frequencies such
as the ISM bands 6.78, 13.56, and 27.12 MHz are reduc-
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tion in the values of the passive components, increased power
density, improved performance and transient response, and
lower coupling with nearby objects and devices.
Increasing the frequency of operation imposes additional
challenges on the design and construction of the inverters that
drive the wireless power link and the rectifiers that deliver the
power to the load. At the circuit level, some of the challenges that
are encountered when increasing the switching frequency of the
inverters and rectifiers are the higher switching losses, increased
difficulty in designing and laying out the printed circuit boards,
the limited choice of the available of device technologies, and
the reduced accuracies of measurement due to constraints on
instrumentation.
The Class-D and Class-E topologies are two of the most
common topologies that are employed in inductive and capac-
itive WPT systems [1]–[6]. The Class-D topology has been
widely used in wireless charging solutions at frequencies up to
6.78 MHz and as RF sources at frequencies up to 13.56 MHz.
Class-D circuits have a simple principle of operation and can be
easily designed, they can deliver power efficiently over a wide
load range and are tolerant to any variations or perturbations
that may occur while the WPT system is operating. Class-D
circuits, however, may become less efficient as switching fre-
quencies increase. This is because the device parasitics become
more significant and impact the performance of the circuit, the
generation of the switching signals and their associate timings
become more difficult to implement and control, and in addition,
there is increased complexity in driving the high-side switch for
the voltage-driven Class-D circuits.
Class-E circuits have a complex principle of operation and
are not straightforward to design and implement, however, they
can deliver more power for a given input voltage and load than
Class-D circuits and at a higher efficiency for high-frequency
applications. Class-E circuits can be designed to achieve zero-
voltage switching (ZVS) and zero-voltage-derivative switching
(ZDS), which makes them operate efficiently at switching fre-
quencies in the range of tens of megahertz. They are also less
affected by the aforementioned factors that the limit Class-D cir-
cuits. They consist of a single low-side switch that can be easily
driven and device parasitics, such as the output capacitance,
are absorbed by the load network. However, Class-E circuits
are tuned to operate at optimum switching conditions only for
a fixed load impedance, therefore, in a WPT system they are
less tolerant than Class-D circuits to variations in the reflected
impedance, which occurs when load or the distance between
the coils are changed. Another issue with Class-E inverter is
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that the maximum voltage developed across its switch is usually
between 3.5 to 4 times the input voltage. This large voltage can
be problematic, especially at higher switching frequencies and
at low resistance loads, as it causes the switch’s nonconstant out-
put capacitance to vary significantly with the operating voltage,
and thus, the Class-E inverter will have a different switching
behavior depending on the dc input voltage [7].
It has been shown in [8]–[13] that the voltage stress across
the switch in the Class-E inverter, in particular the circuit con-
figuration introduced by Sokal and Sokal [14], can be reduced
to 2–2.5 times the input voltage by connecting a series LC net-
work, tuned to the second harmonic of the switching frequency,
in parallel with the switch. The method of adding resonant net-
works in parallel with the switch is used in Class-F-1 inverter
circuits and rectifiers [15], consequently the Class-E topology
with this added LC network is referred to as the Class-EF2
topology. The reduced voltage stresses in the Class-EF2 topol-
ogy means that the circuit can be designed at a higher operating
dc voltage, which reduces the variation in the switch’s nonlin-
ear output capacitance as shown in [8]. Another benefit of the
Class-EF2 topology is that the switch’s drain voltage and the
output load current does not contain a second-harmonic compo-
nent, and therefore, has an improved EMI performance, whereas
the Class-E topology contains a strong second-harmonic compo-
nent, which may make it more difficult to meet EMI regulations.
It is known that link efficiency of an inductive-based WPT
system can be maximized when the secondary coil is either se-
ries or parallel tuned to resonate at the fundamental frequency
and the current drawn by the load is sinusoidal [4], [16]. It
also know that parallel resonance allows for the parasitic ca-
pacitance of the secondary coil to be absorbed by the added
parallel capacitor, thus using parallel resonance is beneficial es-
pecially when operating at higher frequencies since the effect
of parasitic capacitance becomes more significant [16]. Since
most loads in WPT are dc loads a resonant rectifier is required
to convert the high frequency ac voltage induced the secondary
coil to a dc voltage. A resonant rectifier that draws a sinusoidal
current is preferable since it simplifies tuning the inductive link
for maximum efficiency. The work on resonant rectification
in high-frequency applications dates back to 1979 [15], and
Class-E rectifiers were introduced afterwards for dc/dc conver-
sion [17]. Various configurations of the Class-E rectifier were
also introduced in [18]. A particular Class-E rectifier configu-
ration that is of interest in WPT is the voltage-driven Class-E
resonant low dv/dt rectifier introduced in [18] and analyzed in
detail in [6] and[19]. This rectifier configuration consists of a
single diode, a shunt capacitor, and an inductor at its terminal.
The inductor and capacitor are tuned to resonate at the funda-
mental frequency. This configuration is directly compatible with
parallel resonant secondary coils as it is voltage driven, draws
a near sinusoidal current, its diode’s junction is absorbed into
the shunt capacitor and any leakage and parasitic inductances
are also absorbed by the inductor. Due to these features, this
configuration has been used in kilohertz and multimegahertz
WPT systems with parallel resonant secondary coils at power
levels and rectification efficiencies exceeding 100 W and 90%,
respectively, [6], [20]–[22].
It has been found in previous work that the voltage-driven
Class-E resonant low dv/dt rectifier configuration can require a
relatively large inductance at its input terminals for multimega-
hertz operation. This inductance is usually in the order of several
microhenrys and is usually constructed using magnetic cores.
Air core inductors can be used, however, they will be physi-
cally large to get the required inductance and quality factors,
and therefore, can be impractical. As a result, the inductor can
contribute to the majority of the losses in the circuit, especially
when operating at frequencies in the megahertz range due to the
losses associated with magnetic cores. In addition, the circulat-
ing dc current in the rectifier can cause the magnetic core to
saturate, and therefore, the power that it can handle is limited.
This paper will present a Class-EF2 inverter and a Class-EF2
rectifier for two inductive-based 25-W parallel tuned secondary
WPT systems that operate at 6.78 and 27.12 MHz, respectively.
In Section II, a model will be presented and will be used to ana-
lyze the Class-EF2 inverter and rectifier circuits. The maximum
power-output capability and the voltage and current stresses in
addition to the harmonic content will be investigated. Section V
will describe the design and implementation process of the ex-
perimental setup of the Class-EF2-based WPT systems, and
component values and performance parameters will be com-
pared to equivalent Class-E-based WPT systems. Section VI
presents experimental results confirm the accuracy of the analy-
sis and the design of the Class-EF2 circuits. Finally, a summary
and conclusions are given in Section VII. It will be shown that
the Class-EF2 inverter results in an improved efficiency due
to its lower current stresses and achieves a lower THD than
the Class-E inverter. It will also be shown that the Class-EF2
rectifier can be constructed using physically smaller air core in-
ductors since it can be designed with a lower input inductance,
and can deliver power to a load at a lower diode voltage stress.
II. MODELING AND ANALYSIS
The Class-EF2 inverter circuit and the Class-EF2 rectifier
circuit are shown in Fig. 1. In both circuits, inductor L2 and
capacitor C2 are the added series LC network, which is tuned
to resonate at the second harmonic of the circuits’ switching
frequency. Both circuits are the dual of each other, that is the
inverter circuit takes an input dc voltage (VIN ) and outputs an
ac current (Io ), and the rectifier circuit takes an input ac cur-
rent (IIN ) and rectifies it into an output dc voltage (Vo ). The
equivalent circuit shown in Fig. 2 can be used to represent both
inverter and rectifier circuits. The voltage and current notations
references for inversion and rectification are described Table I,
and the switch S is either a MOSFET for inversion or a diode
for rectification. The equivalent circuit for analysis was defined
based on the following assumptions:
1) In inversion, the transistor and its body diode form an
ideal switch whose ON resistance is zero, OFF resistance
is infinity, and switching times are zero. Similarly in recti-
fication, the diode is an ideal switch whose ON resistance
is zero, forward voltage drop is zero, OFF resistance is
infinity, and reverse-recovery time is zero.
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Fig. 1. Circuit diagrams of the Class-EF2 inverter and rectifier.
Fig. 2. Class-EF2 equivalent circuit for inversion and rectification.
TABLE I
DESCRIPTION OF THE VOLTAGE AND CURRENT ANNOTATIONS
Inversion Rectification
S MOSFET Diode
Vx Input dc voltage (V IN ) Output dc voltage (Vo )
Ix Input dc current (IIN ) Output dc current (Io )
iy Output ac current (io ) Input ac current (iIN )
vs Drain voltage (vD S ) Anode voltage (vD )
is Drain current (iD S ) Anode current (iD )
2) In inversion, inductance L1 is high enough such that the
input current IIN is a dc current. In rectification induc-
tance, L1 is high enough such that the input ac current
iy is sinusoidal with a frequency equal to the switching
frequency.
3) In inversion, the loaded quality factor of the L3C3RL
branch is high enough such that the output current iy
through it is sinusoidal with a frequency equal to the
switching frequency. In rectification, the filter capacitance
C3 is high enough such that the output voltage is a dc
voltage and the output current is dc current.
4) In inversion and rectification, the shunt capacitance C1 is
assumed to be constant and independent of its voltage and
absorbs the output capacitance of the transistor and the
diode in inversion and rectification, respectively.
5) There are no losses in the circuits, all the power supplied
by the sources is delivered to the load RL .
The current iy is sinusoidal and is given by
iy (ωt) = Im sin(ωt + φ) (1)
where Im is the output current’s magnitude and φ is its phase.
It is assumed that switch is ON for the period 0 ≤ ωt < 2πD
and OFF for the period 2πD ≤ ωt < 2π. Beginning with the
ON period, the switch’s voltage and the current in capacitor C1
are zero. By applying the KCL at the switch’s drain node, the
current in the switch is
iS (ωt) = Ix − iL2 (ωt)− iy (ωt), for 0 ≤ ωt < 2πD. (2)
Since the switch is ON, the total voltage across the series tuned
L2C2 network is zero. The L2C2 network now is a source-free
undamped circuit and its current (iL2 ) normalized with to the
dc current (Ix ) is given by
iL2
Ix
(ωt) = A1 cos(2ωt) + B1 sin(2ωt). (3)
The coefficients A1 and B1 are to be determined based on
equation’s boundary conditions.
For the period 2πD ≤ ωt < 2π, the switch is turned OFF,
therefore, iS (ωt) = 0. By applying the KCL at the drain node,
the current in the series tuned L2C2 network is
iL2 (ωt) = Ix − iy (ωt)− iC1 (ωt)
= Ix − Im sin(ωt + φ)− ωC1 dvs(ωt)
dωt
. (4)
The switch’s voltage is equal to the total voltage across the L2C2
network and is given by
vS (ωt) = ωL2
diL2 (ωt)
dωt
+
1
ωC2
∫ ωt
2πD
iL2 (ωt)dωt + vC2 (2πD). (5)
Differentiating the aforementioned equation gives
dvs(ωt)
dωt
= ωL2
d2iL2 (ωt)
dωt2
+
1
ωC2
iL2 (ωt). (6)
Substituting (6) into (4) and normalizing with respect to the
current Ix gives
iL2
Ix
(ωt) = 1− Im
Ix
sin(ωt + φ)
−ω2L2C1
d2 iL 2
Ix
(ωt)
dωt2
− C1
C2
iL2
Ix
(ωt). (7)
The aforementioned equation is a linear nonhomogeneous
second-order differential equation, which has the following
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general solution:
iL2
Ix
(ωt) = A2 cos(q2ωt) + B2 sin(q2ωt)
− q
2
2p
q22 − 1
sin(ωt + φ) +
1
k + 1
(8)
where
k =
C1
C2
(9)
q2 =
1
ω
√
C1 + C2
L2C1C2
= 2
√
k + 1
k
(10)
p =
C2
C1 + C2
Im
Ix
=
1
k + 1
Im
Ix
(11)
and the coefficients A2 and B2 are to be determined based on the
equation’s boundary conditions. The boundary conditions are
determined from the current and voltage continuity conditions
when the switch turns ON and OFF, which can be described by
iL2 (2πD
−) = iL2 (2πD
+) (12)
iL2 (0) = iL2 (2π) (13)
diL2 (ωt)
dωt
∣∣∣∣
ωt=2πD−
=
diL2 (ωt)
dωt
∣∣∣∣
ωt=2πD+
(14)
diL2 (ωt)
dωt
∣∣∣∣
ωt=0
=
diL2 (ωt)
dωt
∣∣∣∣
ωt=2π
. (15)
Using (9), the normalized current through capacitor C1 for the
period 2πD ≤ ωt < 2π is
iC1
Ix
(ωt) = 1− p(k + 1) sin(ωt + φ)− iL2
Ix
(ωt). (16)
The drain voltage for the period 2πD ≤ ωt < 2π is
vS (ωt) =
Ix
ωC1
∫ ωt
2πD
iC1
Ix
(τ)dτ (17)
where τ is a dummy variable. The drain voltage can also be
written as
vS (ωt) =
Ix
ωC1
β(ωt) (18)
where
β(ωt) =
∫ ωt
2πD
iC1
Ix
(τ)dτ. (19)
The dc component (or average) of the drain voltage is equal to
the dc voltage Vx , i.e.,
Vx =
Ix
2πωC1
∫ 2π
2πD
β(ωt)dωt. (20)
By substituting (20) into (18), the normalized drain voltage with
respect to the voltage Vx can be written as
vS
Vx
(ωt) =
⎧⎪⎪⎨
⎪⎪⎩
0, for 0 ≤ ωt < 2πD
2πβ (ωt)∫ 2π
2πD
β(ωt)dωt
, for 2πD ≤ ωt < 2π. (21)
Fig. 3. Voltage and current waveforms for the Class-EF2 inverter (k = 0.867,
D = 0.375).
Using (11), the normalized switch current with respect to the dc
current Ix can be written as
iS
Ix
(ωt) =
⎧⎪⎨
⎪⎩
1 − p(k + 1) sin(ωt + φ) − (A1 cos(2ωt)
+ B1 sin(2ωt)
)
, for 0 ≤ ωt < 2πD
0, for 2πD ≤ ωt < 2π.
(22)
III. CLASS-EF2 INVERSION
A. Analysis
A detailed analysis of Class-EF2 inverters has been performed
in [8]. Three cases of operation were identified based on the
values of the duty cycle and k: the maximum power-output
capability case, the maximum frequency of operation case, and
the maximum power operation case. Here, only the maximum
power-output capability case will be considered since it results
in the highest efficiency operation for the devices chosen here
and only a summary of the analysis and results will be included.
1) Voltage and Current Waveforms: Fig. 3 shows switch’s
voltage and current waveforms, the current of inductor L2 and
the output current. It can be noticed that the peak voltage across
the switch is about 2.3 times the input voltage, compared to
3.5 times the input voltage for that of the Class-E inverter, and
the switch’s current is increased to approximately 3.2 times the
input current compared to 2.8 times the input current for the
Class-E inverter. More specifically the peak voltage and current
stresses of the Class EF2 when k = 0.867 and D = 0.375 are
VDS max
Vo
= 2.3162 (23)
IDS max
Io
= 3.2632. (24)
2) Input Resistance and Output Power: The normalized
value of Im with respect to the input dc current
Im
Ix
=
Im
IIN
=
2π(1−D) + A 12 sin(4πD) + 2B12 sin2(2πD)
cos(2πD + φ)− cosφ
(25)
and the input dc resistance seen by the source
RDC
RL
=
1
2
(
2π(1−D) + A 12 sin(4πD) + 2B12 sin2(2πD)
cos(2πD + φ)− cosφ
)2
(26)
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Fig. 4. Comparison between the efficiencies of the Class-EF2 inverter op-
erating at maximum cp [8] and the Class-E inverter. The values of the
of rf = 0.1 Ω, rDS = 0.2 Ω, rC 1 = 0.076 Ω, rL 2 + rC 2 = 0.1 Ω, rL 3 +
rC 3 = 0.5 Ω, tf = 1.5 ns, and f = 27.12 MHz.
where RL here represents the reflected load of the inductive link
and the rectifier. Assuming all the power supplied by the source
will be consumed in the reflected load, thus
PIN = Po
VINIIN =
1
2
I2mRL. (27)
The normalized output power is, therefore
PoRL
V 2IN
=
1
2
(
Im
IIN
RL
RDC
)2
= 0.1556. (28)
B. Comparison With Class-E Inverter
1) Efficiency: It was shown in [8] that efficiency of the Class-
EF2 inverter when operated at the maximum power-output ca-
pability case can be higher than that of the Class-E inverter,
especially with devices that have a relatively large on resistance
and with high quality factor passive components. This is be-
cause for certain output power and load, the Class-EF2 in maxi-
mum power-output capability case operates at high-voltage low-
current regime, and therefore, the conduction and ohmic losses
are reduced. Fig. 4 compares the drain efficiency between the
Class-E inverter and the Class-EF2 inverter and it can be no-
ticed that the Class-EF2 inverter has a higher overall efficiency.
These efficiency plots were obtained using the mathematical
expressions in [8] and [23].
2) Harmonics: The harmonic content of the drain waveform
of the Class-EF2 inverter is investigated by performing a Fourier
analysis. Using (21), the Fourier components of the drain voltage
are
An =
1
π
∫ 2π
2πD
vDS
VIN
(ωt) sin(nωt + φ)dωt (29)
Bn =
1
π
∫ 2π
2πD
vDS
VIN
(ωt) cos(nωt + φ)dωt (30)
Cn =
√
a2n + b2n . (31)
Fig. 5. Harmonic content of the switch’s voltage.
The first five components are used to calculate the THD as
follows as there is so little power in the higher harmonics
THD =
√
6∑
n=2
C2n
C1
. (32)
A comparison of the harmonic content in the voltage across the
switch between the Class-EF2 inverter and the Class-E inverter
is shown in Fig. 5. It can be seen that the Class-E inverter
has a strong second-harmonic component, which contributes
significantly to the THD factor. Whereas the Class-EF2 inverter
does not contain a second-harmonic component, and therefore,
has a lower THD.
IV. CLASS-EF2 RECTIFICATION
A. Analysis
Similar to the inversion case, the voltage across the diode
at the end of the switching period is zero, which results in the
following equation:
2π
k
k + 1
(1 −D) + p( cos(2πD + φ)− cos φ)
(
q22
q22 − 1
− (k + 1)
)
+
A2
q2
(
sin(2πDq2)− sin(2πq2)
)
+
B2
q2
(
cos(2πq2)− cos(2πDq2)
)
= 0. (33)
The ZDS in rectification occurs at ωt = 2πD (iC1 (2πD) = 0,
giving the following equation:
1 − A2 cos(2πDq2)−B2 sin(2πDq2)− 1
k + 1
− p sin(2πD + φ)(k + 1) + q
2
2p
q22 − 1
sin(2πD + φ). (34)
In the analysis section of the Class-EF2 inverter, the independent
parameters were the duty cycle and k. Here, the output load
current Io and k can be set as the independent parameters since
this is a rectification circuit and will most likely employ a diode
rather than a synchronous switch. The duty cycle cannot be
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Fig. 6. Solutions of the duty cycle as a function of normalized output load
current and k for the Class-EF2 rectifier.
Fig. 7. Voltage and current waveforms for the Class-EF2 rectifier (k = 0.867,
p = −1.9204).
controlled will, therefore, need to be calculated. From (11), the
ratio of the amplitude of input ac current Im to the output dc
current Io can be written as
Im
Io
= p(k + 1). (35)
This ratio approaches infinity as the load resistance decreases
and approaches zero as the load resistance increases. Equa-
tions (33) and (34), in addition to (12)–(15) are now six simul-
taneous equations that can be solved for A1 , A2 , B1 , B2 , D,
and φ for a given ImIo and k. Fig. 6 shows the solutions for the
duty cycle D as a function of normalized load current and k.
1) Voltage and Current Waveforms: By using the numerical
solutions for A1 , A2 , B1 , B2 , p, and φ, the voltage and current
waveforms throughout the rectifier can be plotted for given val-
ues of ImIo and k. Fig. 7 shows the diode’s voltage and current
waveforms and the current of inductor L2 for selected values of
normalized load current and k.
2) Maximum Stresses and Power-Output Capability: The
same process and equations that were used in determining the
maximum voltage and current stresses for inversion can also be
applied for rectification. Fig. 8 shows the variation of the power-
output capability with normalized load current and k. Similar
to the inversion case, the maximum cp is 0.13231, which oc-
curs when k = 0.867 and ImIo = 3.5853 corresponding to the
Fig. 8. Power-output capability of the Class-EF2 rectifier as a function of
normalized output load current and k.
Fig. 9. Class-EF2 rectifier equivalent circuit and input impedance at the
fundamental switching frequency. (a) equivalent circuit seen by vIN and L1
(b) input impedance circuit
following voltage and current stresses:
VD max
Vo
= 2.3162 (36)
ID max
Io
= 3.2632. (37)
B. Input Impedance
The input impedance of the rectifier can be calculated by first
finding the equivalent circuit seen by the input voltage after in-
ductor L1 [see Fig. 9(a)]. Inductor L1 can then be included with
the equivalent circuit to reach the input impedance of the recti-
fier as shown in Fig. 9(b). The fundamental Fourier component
of the diode voltage is given by
vD1
Vo
(ωt) = VRA C sin(ωt + φ) + VCx cos(ωt + φ)
= ImRAC sin(ωt + φ) +
Im
ωCx
cos(ωt + φ) (38)
where VRA C and VCA C are the Fourier coefficients, which are
also the magnitudes of the voltages across the equivalent ac
resistance (RAC ) and the equivalent ac capacitance (CAC ) of
the rectifier, respectively. Using (11), the voltage magnitudes
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TABLE II
EQUIVALENT IMPEDANCE OF THE CLASS-EF2 RECTIFIER AT EACH HARMONIC
Harmonic R A CR L
C A C
C 1
1 0.1556 3.7293
2 0 ∞
3 0 14.7787
4 0 41.0689
5 0 10280
are equal to
p(k + 1)RAC =
1
π
∫ 2π
2πD
vDS
VIN
(ωt) sin(ωt + φ)dωt (39)
p(k + 1)
ωCAC
= − 1
π
∫ 2π
2πD
vDS
VIN
(ωt) cos(ωt + φ)dωt. (40)
Using the solutions for operation at maximum cp (k = 0.867
and ImIo = 3.5853), the ratios of the input resistance to the load
resistance and equivalent capacitance CAC to capacitor C1 are
RAC
RL
= 0.1556 (41)
CAC
C1
= 3.7293. (42)
Following the process to calculate the normalized value of C1
for the inverter case, the normalized value of C1 for the Class-
EF2 rectifier is
1
ωRLC1
= 1.1801. (43)
The value of inductor L1 should be large in order to ensure
the input current is near sinusoidal with minimal harmonics. A
suitable inductance value of this can be deduced by calculating
the equivalent impedance in Fig. 9 at each harmonic. Table II
list the values of the RAC and CAC for the first five harmonics.
The input voltage VIN is sinusoidal and only delivers power
at the fundamental frequency, therefore, the input resistance is
zero at each harmonic, whereas the value of CAC for higher
harmonics becomes increasingly capacitive. Consequently, the
rectifier circuit needs to appear inductive to the input voltage
at each harmonic to ensure a near sinusoidal input current. In
order to create a design process similar to that of the Class-E
rectifier in [19], the value of L1 can be set to resonate with C1
at the fundamental switching frequency, i.e.,
L1 =
1
ω2oC1
. (44)
With this value of inductance, the resonant frequency of the
complete circuit (ωr ) is
ωr =
1√
L1CAC
= 0.5178ωo (45)
and the rectifier circuit is now highly inductive at each harmonic.
The input impedance at the fundamental frequency is
ZIN = RAC + j
1
ωC1
(
1− C1
CAC
)
= RAC + jωLIN (46)
where LIN is now the equivalent input inductance. Using (44),
the ratio of the input inductance to L1 is
LIN
L1
= 1− C1
CAC
= 0.7319. (47)
C. No-Load Protection
In a real-world application, the WPT system is expected to
function if no load was connected to the rectifier. In the Class-E
resonant low dv/dt rectifier, the maximum output dc voltage and
the maximum voltage across the diode are expected to increase
indefinitely since the rectifier circuit resonates at the switching
frequency. The voltages will continue to increase until either the
maximum blocking voltage of the diode or the maximum rated
voltage of the dc filter capacitor are reached at which then the
rectifier fails. It should be noted that nonresonant voltage-driven
Class-E rectifiers do not have this issue.
Also, the Class-EF2 rectifier presented here is immune to this
issue since the circuit is not resonant at the switching frequency
according to (45). The maximum voltage across the diode for
the Class-EF2 rectifier during an open circuit (assuming L1 is
resonant with C1 at the fundamental switching frequency) is
VD max = |vIN |3k2 (48)
and the maximum output voltage across the filter capacitor is
Vo max = |vIN |3k4 . (49)
V. SUMMARY AND DESIGN
A. Summary of Design Equations
Table III summarizes all the design equations and parameters
for maximum cp operation for the Class-EF2 inverter and the
Class-EF2 rectifier, respectively, in comparison with the Class-E
inverter and the Class-E resonant low dv/dt rectifier.
B. Class-EF2 Inverter and Inductive Link Design
This section will describe the design of two Class-EF2 in-
verters to drive the primary coil of an inductive WPT system
at 6.78 and 27.12 MHz, respectively. The maximum power that
the inverters will operate at is 25 W.
In our previous work [8], we explained in detail the design
process of a Class-EF2 inverter that was required to deliver
up to 25 W to a 5-Ω resistive load at 6.78 MHz. It was also
shown that the efficiency of the Class-EF2 inverter was about
3% higher than when operated as a Class-E inverter. Usually
the inverter is designed to drive the inductive link of a specific
WPT system with known parameters such as the Q factors of
the coils and the coupling coefficient. To simplify the design and
implementation process, the approach that will be taken here is
to create an inductive link that will reflect a load of 5 Ω to the
Class-EF2 inverter that was implemented back in our previous
work. Beginning with the 6.78-MHz WPT system, the primary
coil of its inductive link system was formed using two turns of a
multistrand eight AWG copper wire and had a diameter of 18 cm,
its inductance was measured to be 1.45 μH at 6.78 MHz. The
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TABLE III
SUMMARY OF ALL DESIGN EQUATIONS AND PERFORMANCE PARAMETERS
FOR THE CLASS-EF2 INVERTER AND THE CLASS-EF2 RECTIFIER
Inversion Rectification
Parameter Class EF2 Class E Class EF2 Class E
D 0.375 0.500 0.375 0.500
k 0.867 - 0.867 -
q2 2.935 - 2.935 -
I m
I x
3.5853 1.8623 3.5853 1.8623
1
ω R L C 1
7.5851 5.4466 1.1813 2.5747
1
ω R L C 2
6.5762 - 1.3625 -
ω L 3
R L
− 1ω C 3 2.0339 1.1525 - -
f L 1m in
R L
24.1024 8.6685 0.1880 0.4098
R IN
R L
(series) 6.4273 1.7337 0.1556 0.5358
L IN
L 1
(series) 0 0 0.7319 0.7431
R IN
R L
(parallel) 6.4273 1.7337 4.9597 7.3669
L IN
L 1
(parallel) 0 0 0.7556 0.8014
cp 0.1323 0.0981 0.1323 0.0981
P o R L
V 2
IN
0.1556 0.5768 265.46 6.0404
v S
V x
max 2.3162 3.5620 2.3162 3.5620
i S
I x
max 3.2632 2.8620 3.2632 2.8620
TABLE IV
IMPLEMENTED COMPONENT VALUES OF THE 6.78 AND 27.12-MHZ
CLASS-EF2 INVERTERS
Component Class-EF2 Inv. Class-EF2 Inv. Description
(6.78 MHz) (27.12 MHz) (6.78 MHz/27.12 MHz)
C1 (pF) 260 + Co 40 + Co AVX NP0 MLC capacitors
Co (pF) 80 pF 60 pF MOSFET output capacitance at V IN
C2 (pF) 667 120 Murata GQM series capacitors
C3 (pF) 500 46 AVX NP0 MLC capacitors
L1 (μH) 22 22 Wurth Elektronik WE-PD
L2 (nH) 215 66 Coilcraft 2014VS
L3 (Lp ) (μH) 1.45 0.36 2/1 turn, 8 AWG, 18 cm diam.
RL (Ω) 5.00 7.00 reflected resistance
V IN (V) 5-35 10-40 -
Q 1 Fairchild FDMC86116LZ (100 V, 7.5 A) MOSFET
secondary coil was formed with the same copper wire and had
a diameter of 13.5 cm and consisted of two turns, its inductance
was measured to be 1.10 μH at 6.78 MHz. After connecting the
Class-EF2 rectifier, which its design process will be explained
in the next section, to the secondary coil, the desired reflected
resistance of 5 Ω was then achieved by varying the distance
between the coils while observing the MOSFET’s drain voltage
until the Class-EF2 voltage waveforms were realized. Table IV
lists the values of the components of the Class-EF2 inverter for
operation at 6.78 MHz. The separation distances between the
coils were 8 and 12 cm for the 6.78- and 27.12-MHz systems,
respectively.
For the 27.12-MHz WPT system, the primary coil of the
inductive link had the same dimensions of that of the 6.78-MHz
WPT system, however, it only consisted of a single turn. Initial
TABLE V
IMPLEMENTED COMPONENT VALUES OF THE 6.78- AND 27.12-MHZ
CLASS-EF2 RECTIFIERS
Component Class-EF2 Rec. Class-EF2 Rec. Description
(6.78 MHz) (27.12 MHz) (6.78 MHz/27.12 MHz)
L1 (μH) 4 1 21 turns, 16 AWG, T106-2 core/
four Coilcraft 2014VS 255 nH
L2 (nH) 870 215 21 turns, 16 AWG, T106-2 core/
Coilcraft 2014VS 215 nH
C1 (pF) 128 + Co 25 +Co Murata GQM series capacitors
Co (pF) 9 9 Diode junction capacitance at V IN
C2 (pF) 158.2 39.56 AVX NP0 MLC capacitors
RL (Ω) 145 145 Vishay thick film 25 W resistors
Vo (V) up to 60 up to 60 -
experiments did not achieve the desired results when using two
turns due to the excessive ESR and the large stray capacitances.
The primary coil was then reduced to a single turn, which had
an inductance of 0.36 μH. The secondary coil, however, had the
same dimensions and number of turns of that of the 6.78-MHz
system. The inverter here was designed to operate at a reflected
load of 7 Ω instead of 5 Ω to reduce the output current in order
to decrease the higher ohmic losses. Table IV lists the values
of the components of the Class-EF2 inverter for operation at
27.12 MHz.
The MOSFETs used for both Class-EF2 inverters was the
FDMC86116LZ (100 V, 7.5 A) MOSFET from Fairchild, which
was driven by the ISL55111 MOSFET Driver from Intersil. The
switching signals for both circuits were derived from crystal
oscillators running at 6.78 and 27.12 MHz, respectively, and a
logic circuit was implemented to adjust their duty cycles.
C. Class-EF2 Rectifier Design
This section will describe the design and implementation
process of two Class-EF2 rectifiers to convert the ac voltage
induced at the secondary coil to a dc voltage. The output power
that they should be able to deliver to a 145-Ω resistive load is
up to 25 W at a dc voltage of 60 V.
Beginning with the 6.78-MHz WPT system, the first step is
determine which diode to use. From Table III, the maximum
voltage and current that will be developed across the diode is
approximately 140 V and 1.35 A, respectively, and the value of
the shunt capacitance C1 is 137.2 pF. With these parameters and
values, the CSD01060 diode (600 V, 2 A) from Wolfspeed was
found to be suitable, its junction capacitance is below the calcu-
lated value of C1 over its entire voltage range and is about 9 pF at
the maximum anode voltage. Therefore, the actual implemented
value of C1 was approximately 128 pF. The TO-220 package of
the diode was used since it can dissipate heat more effectively
than the other available packages. The values of C2 and L2 are
158.2 pF and 870.7 nH, respectively, and the value of the input
inductance is 4 μH. Inductors L1 and L2 were implemented
using 21 turns and 6 turns, respectively, of 16 AWG magnet
wire wound on T106-2 iron powder core from Mircometals.
Table V lists the values of the components and parameters of
the Class-EF2 rectifier and Table VI compares them with those
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TABLE VI
COMPARISON BETWEEN THE CLASS-EF2 RECTIFIER AND THE CLASS-E
RESONANT LOW dv/dt RECTIFIER FOR THE SAME DC LOAD AND INPUT
AC VOLTAGE
Class EF2 Class E Δ
(
E F 2 −E
E
)
V IN (VAC) 250 250 0%
RL (Ω) 145 145 0%
Vo (V) 60 60 0%
VD max (V) 139.0 237.5 −41%
ID max (A) 1.350 A 1.149 A +17%
Po (W) 25 25 0%
cp 0.1320 0.1 32%
C1 (pF) (6.78 MHz) 137.2 62.85 118%
C1 (pF) (27.12 MHz) 34.29 15.72 118%
L1 (μH) (6.78 MHz) 4.017 8.764 −54%
L1 (μH) (27.12 MHz) 1.004 2.191 −54%
RA C (Ω) 22.560 77.70 −71%
L IN (μH) (6.78 MHz) 2.940 6.512 −58%
L IN (μH) (27.12 MHz) 735.0 1.756 −58%
of an equivalent Class-E resonant low dv/dt rectifier. It can
be seen that the Class-EF2 rectifier has a 41% lower voltage
stress on the diode and only a 17% increase in current stress.
Inductance L1 is about 54% smaller than the Class-E rectifier
for the same output power level. A lower L1 inductance results
in a smaller and more efficient inductance. Also, the value of
capacitor C1 in the Class-EF2 rectifier is about 118% larger
than that of the Class-E rectifier, this means that the Class-EF2
rectifier can operate at a higher switching frequency than the
Class-E resonant low dv/dt rectifier before being limited by the
junction capacitance of the diode.
For the 27.12-MHz system, by following the same design pro-
cess mentioned for the previous system the value of capacitor C1
is now 34.29 pF. The diode C3D1P7060Q (600 V, 1.7 A) from
Wolfspeed was found suitable to operate for this particular sys-
tem. Its junction capacitance is approximately 9 pF at the maxi-
mum anode voltage, therefore, the actual implemented value of
C1 was 25 pF. The diode is available in a low-inductance QFN
package, which makes it more suitable to be used at 27.12 MHz,
however, its thermal performance will limit the maximum power
that the circuit can operate. The values of C2 and L2 are 39.56 pF
and 217.7 nH, respectively, and the value of inductance L1 is
1.00 μH. With these relatively low inductance values, air core
inductors can be used, which are generally more efficient since
they do not exhibit core losses and do not saturate by the circu-
lating dc current in the rectifier. Table V lists the values of the
components of the 27.12-MHz Class-EF2 rectifier and Table VI
compares them with an equivalent Class-E resonant low dv/dt
rectifier. In addition to the observations that were made when
comparing the 6.78-MHz Class-EF2 and Class-E rectifiers, it
can be noticed here that the required value of inductor L1 if the
Class-E rectifier was used should be 2.19 μH. This inductance
value may be practically difficult to implement using an air core
inductor since it will be physically large compared to the dimen-
sions of the board, and therefore, it will have to implemented
using a magnetic core. Finding a suitable magnetic core that can
be efficient at 27.12 MHz maybe a difficult task. It can also be
noticed from the table that the value of the shunt capacitor C1 in
Fig. 10. Circuit diagram of the experimental setup.
Fig. 11. Photograph of the individual circuits and the setup. (a)
6.78/27.12MHz Class EF2 inverter (top side) (b) 6.78/27.12MHz Class EF2
inverter (bottom side) (c) 6.78MHz Class EF2 rectifier (d) 27.12MHz Class
EF2 rectifier (e) the 27.12MHz WPT system setup
the Class-E rectifier is 15.72 pF, which is relatively low. Conse-
quently, finding a diode that has junction capacitance below this
capacitance over a wide voltage range may not be commercially
available.
VI. RESULTS
A. Setup
Fig. 10 shows the circuit diagram of the experimental setup
of the 6.78 and 27.12-MHz inductive WPT systems and Fig. 11
shows photographs of the individual circuits and the setup.
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Fig. 12. Equivalent circuit of the secondary coil side.
Inductors Lp and Ls represent the self-inductance of the pri-
mary and secondary coils, respectively. The value of the parallel
capacitor Cs was chosen such that the reflected impedance seen
by the primary coil consists of a real component only for dc
a load resistance of 145 Ω. This means that the impedance of
Cs should eliminate the impedance of the rectifier and resonate
with self-inductance of the secondary coil. Fig. 12 shows the
equivalent circuit diagram of the secondary coil including the
input impedance of the rectifier. Capacitor Cs can be split into
Cs1 and Cs1 such that Cs2 resonates with the input inductance
LIN of the rectifier and Cs1 resonates with the secondary coil
inductance. The value of Cs1 is equal to
Cs1 =
1
ω2oLINpar
(50)
where LINpar is the parallel inductance equivalent of LIN and
RIN at the operating frequency. From the inductive link the-
ory [16], the value of Cs2 is
Cs2 =
1
2ω2oLs
(
1 +
√
1− 4ω
2
oL
2
s
R2INpar
)
(51)
where RINpar is the parallel resistance equivalent of LIN and
RIN at the operating frequency. The value of the capacitor Cs
that should be implemented is
Cs = Cs1 + Cs2 . (52)
The implemented values of Cs for the 6.78-MHz WPT and the
27.12-MHz WPT systems were 680 and 74 pF, respectively.
The Class-EF2 inverters for the 6.78- and 27.12-MHz WPT
systems were powered from a current limited dc power supply,
a Teleyne LeCroy HDO4054-MS oscilloscope was used to ob-
serve and record the MOSFET drain voltage and the N2783A
Keysight Technologies current probes was used to observe the
output current in the primary coil of the inductive link. The sec-
ondary coil was aligned with the primary coil and its distance
was varied while observing the MOSFET drain voltage until the
Class-EF2 waveforms were achieved. A resistive power load
was connected to the output of the Class-EF2 rectifier and the
diode’s anode voltage and secondary coil voltage were observed
using the same oscilloscope. The voltage and current waveforms
of the Class-EF2 inverter and the Class-EF2 rectifier were not
observed simultaneously, initial attempts to do so resulted in
significant detuning of the inductive link, which degraded the
overall efficiency.
Fig. 13. Voltage and current waveforms for the 6.78-MHz Class-EF2 WPT
system. (a) Class EF2 inverter (b) Class EF2 rectifier
B. Waveforms
Beginning with the 6.78-MHz WPT system, Fig. 13(a) and (b)
shows the voltage and current waveforms of the Class-EF2 in-
verter and the Class-EF2 rectifier, respectively, at 20-W output
load power. It can be seen that the waveforms match closely to
the theoretical waveforms. The phase shift in the primary coil’s
current is due to the delayed time response of the current probe,
and the ringing observed in the diode anode voltage when it is
forward biased is due to the lead inductance of the voltage probe.
Fig. 14 compares the harmonic content of the MOSFET’s drain
voltage waveform when the inverter is operated as a Class-E
inverter and as a Class-EF2 inverter. It can be seen that the mag-
nitude of second-harmonic component at 13.56 MHz is clearly
present in Class-E operation, whereas it is significantly reduced
when in Class-EF2 operation. The calculated THD is shown in
the figure and is lower by about 19% for the Class-EF2 inverter.
Moving to the 27.12-MHz WPT system, Fig. 15(a) and (b)
shows the voltage and current waveforms of the Class-EF2 in-
verter and the Class-EF2 rectifier, respectively, at 20-W output
power. The primary coil’s current was not observed due to the
bandwidth limit of the current probe, and the secondary coil’s
voltage was also not observed since the capacitance of the volt-
age probe can detune the system and result in inaccurate mea-
surements. It can be seen that the waveforms match closely to
the theoretical waveforms. Fig. 16 shows the harmonic content
of the MOSFET’s drain voltage and it can also be seen that
the second-harmonic component at 54.24 MHz is significantly
reduced. The calculated THD may be lower than that of the
6.78-MHz WPT system due to the lower output current in addi-
tion to bandwidth limitations of the voltage probe.
C. Power and Efficiency
Due to the derating limitations of the voltage and current
probes available, in addition to their effect on the circuits’
performance, it has not been possible to obtain an accurate
calculation of the efficiency of each section of the WPT sys-
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Fig. 14. Harmonic content of the drain voltage for the 6.78-MHz Class-EF2
WPT system when delivering 10 W in comparison with a similar Class-E WPT
system. (a) Class E (b) Class EF2
Fig. 15. Voltage waveforms for the 27.12-MHz Class-EF2 WPT system.
tem. Only the dc-to-dc efficiency of both Class-EF2 6.78 and
27.12-MHz WPT systems was calculated as the input voltage to
the systems was varied from 5 to 40 V for a fixed load resistance
and fixed coil separation distance. We expect the efficiency of
each section, inversion, rectification, and the inductive link, to
Fig. 16. Harmonic content of the drain voltage for the 27.12-MHz Class EF2
WPT system when delivering 10 W.
Fig. 17. Load power and dc-to-dc efficiency of the two WPT systems.
be around 90%. Fig. 17 shows the load power and dc-to-dc
efficiency of both systems. Similar to switched-mode circuits,
the efficiency starts at low values for lower input voltages and
low power levels and then starts to rise as the input voltage and
power increase. The peak dc-to-dc efficiency of the 6.78-MHz
WPT system is 71% at 29-W load power, and the peak dc-to-dc
efficiency of the 27.12-MHz WPT system is 75% at a 25-W load
power. The efficiency of the 27.12-MHz WPT system is higher
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since a single turn coil was used, which has a lower ESR, and
the fact that the system was operated at a smaller coil separation
distance to achieve the higher reflected resistance as initially
described in Section VI-A.
VII. CONCLUSION
This paper presented the analysis, design process, and im-
plementation of a Class-EF2 inverter and a Class-EF2 recti-
fier topology for WPT systems that operate at multimegahertz
frequencies. A detailed mathematical analysis was performed
on the Class-EF2 topology to derive its component parame-
ters for optimum switching conditions and other performance
parameters such as voltage and current stresses, power-output
capability, and harmonic content. The Class-EF2 inverter and
Class-EF2 rectifier were implemented in two inductive WPT
systems that operated at 6.78- and 27.12-MHz frequencies. The
design and the obtained experimental results were compared to
an equivalent WPT based on a common circuit configuration of
the Class-E topology system. The results and conclusions are
summarized as follows. It should be noted that these conclusions
apply only to the specific circuit configurations of the Class-E
and Class-EF2 topologies that were discussed in this paper and
for the particular parameters of the WPT systems in this study.
1) Unlike Class-E circuits, Class-EF2 circuits have no
second-harmonic component in the switch voltage. There-
fore, the THD of the switch’s voltage waveform and the
output current is lower compared to the Class-E, and that
makes Class-EF2 circuits more likely to meet EMI regu-
lations.
2) It has been shown for this application that Class-EF2 in-
verters can have similar or higher efficiencies than Class-
E inverters because the current stresses in the switch are
reduced. The efficiency improvement becomes more sig-
nificant for switches with high on resistances. Therefore,
the Class-EF2 inverter may be a better topology to use at
switching frequencies in the range of tens of megahertz
and at higher power levels since the on resistances of avail-
able power switches rise with the designed frequency of
operation.
3) The Class-EF2 rectifier introduced in this paper has up
to 40% lower voltage stresses across the diode than the
voltage-driven Class-E resonant low dv/dt rectifier. Since
the forward voltage of a diode becomes large for higher
voltage ratings, a lower voltage stress means that diodes
with a lower forward voltage can be used, which will
improve the overall efficiency and will, therefore, require
a smaller heatsink.
4) The Class-EF2 rectifier can operate at approximately
twice the maximum frequency than that of the Class-E
resonant low dv/dt rectifier since the required shunt ca-
pacitance is twice as large.
5) The Class-EF2 rectifier requires a 55% lower input in-
ductance than the Class-E resonant low dv/dt rectifier,
therefore, the magnetic core requirements are less, and
consequently, the losses are reduced. For higher frequen-
cies, air core inductors can be used which will further
improve performance and overall efficiency.
6) Unlike some resonant Class-E rectifier configurations, the
output voltage of the Class-EF2 rectifier does not unlimit-
edly increase when no load is present therefore improving
the robustness of such circuits in real-world operating
scenarios.
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